{
"type": "Root",
"cxx_class": "gem5::Root",
"name": null,
"path": "root",
"eventq_index": 0,
"full_system": true,
"sim_quantum": 1000000000,
"time_sync_enable": false,
"time_sync_period": 100000000000,
"time_sync_spin_threshold": 100000000,
"board": {
"type": "System",
"cxx_class": "gem5::System",
"name": "board",
"path": "board",
"auto_unlink_shared_backstore": false,
"cache_line_size": 64,
"eventq_index": 0,
"exit_on_work_items": true,
"external_memory_ranges": [],
"init_param": 0,
"m5ops_base": 4294901760,
"mem_mode": "atomic_noncaching",
"mem_ranges": [
"0:3221225472",
"3221225472:3222274048"
],
"memories": [
"board.memory.mem_ctrl0.dram",
"board.memory.mem_ctrl1.dram"
],
"mmap_using_noreserve": false,
"multi_thread": false,
"num_work_ids": 16,
"readfile": "with_perf/readfile_-0x5e0fb3f33dd1d877",
"redirect_paths": [],
"shadow_rom_ranges": [],
"shared_backstore": "",
"symbolfile": "",
"thermal_components": [],
"thermal_model": null,
"work_begin_ckpt_count": 0,
"work_begin_cpu_id_exit": -1,
"work_begin_exit_count": 0,
"work_cpus_ckpt_count": 0,
"work_end_ckpt_count": 0,
"work_end_exit_count": 0,
"work_item_id": -1,
"workload": {
"type": "X86FsLinux",
"cxx_class": "gem5::X86ISA::FsLinux",
"name": "workload",
"path": "board.workload",
"acpi_description_table_pointer": {
"type": "X86ACPIRSDP",
"cxx_class": "gem5::X86ISA::ACPI::RSDP",
"name": "acpi_description_table_pointer",
"path": "board.workload.acpi_description_table_pointer",
"eventq_index": 0,
"oem_id": "gem5",
"revision": 2,
"rsdt": {
"type": "X86ACPIRSDT",
"cxx_class": "gem5::X86ISA::ACPI::RSDT",
"name": "rsdt",
"path": "board.workload.acpi_description_table_pointer.rsdt",
"creator_id": 0,
"creator_revision": 0,
"entries": [
{
"type": "X86ACPIMadt",
"cxx_class": "gem5::X86ISA::ACPI::MADT::MADT",
"name": "entries",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries",
"creator_id": 0,
"creator_revision": 0,
"eventq_index": 0,
"flags": 0,
"local_apic_address": 0,
"oem_id": "madt",
"oem_revision": 0,
"oem_table_id": "",
"records": [
{
"type": "X86ACPIMadtLAPIC",
"cxx_class": "gem5::X86ISA::ACPI::MADT::LAPIC",
"name": "records00",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records00",
"acpi_processor_id": 0,
"apic_id": 0,
"eventq_index": 0,
"flags": 1
},
{
"type": "X86ACPIMadtLAPIC",
"cxx_class": "gem5::X86ISA::ACPI::MADT::LAPIC",
"name": "records01",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records01",
"acpi_processor_id": 1,
"apic_id": 1,
"eventq_index": 0,
"flags": 1
},
{
"type": "X86ACPIMadtIOAPIC",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IOAPIC",
"name": "records02",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records02",
"address": 4273995776,
"eventq_index": 0,
"id": 2,
"int_base": 0
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records03",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records03",
"bus_source": 0,
"eventq_index": 0,
"flags": 0,
"irq_source": 16,
"sys_int": 16
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records04",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records04",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 0,
"sys_int": 2
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records05",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records05",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 1,
"sys_int": 1
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records06",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records06",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 3,
"sys_int": 3
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records07",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records07",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 4,
"sys_int": 4
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records08",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records08",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 5,
"sys_int": 5
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records09",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records09",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 6,
"sys_int": 6
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records10",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records10",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 7,
"sys_int": 7
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records11",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records11",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 8,
"sys_int": 8
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records12",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records12",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 9,
"sys_int": 9
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records13",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records13",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 10,
"sys_int": 10
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records14",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records14",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 11,
"sys_int": 11
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records15",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records15",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 12,
"sys_int": 12
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records16",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records16",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 13,
"sys_int": 13
},
{
"type": "X86ACPIMadtIntSourceOverride",
"cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
"name": "records17",
"path": "board.workload.acpi_description_table_pointer.rsdt.entries.records17",
"bus_source": 1,
"eventq_index": 0,
"flags": 0,
"irq_source": 14,
"sys_int": 14
}
]
}
],
"eventq_index": 0,
"oem_id": "gem5",
"oem_revision": 0,
"oem_table_id": ""
},
"xsdt": {
"type": "X86ACPIXSDT",
"cxx_class": "gem5::X86ISA::ACPI::XSDT",
"name": "xsdt",
"path": "board.workload.acpi_description_table_pointer.xsdt",
"creator_id": 0,
"creator_revision": 0,
"entries": [
"board.workload.acpi_description_table_pointer.rsdt.entries"
],
"eventq_index": 0,
"oem_id": "gem5",
"oem_revision": 0,
"oem_table_id": ""
}
},
"addr_check": true,
"command_line": "earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/sda2",
"e820_table": {
"type": "X86E820Table",
"cxx_class": "gem5::X86ISA::E820Table",
"name": "e820_table",
"path": "board.workload.e820_table",
"entries": [
{
"type": "X86E820Entry",
"cxx_class": "gem5::X86ISA::E820Entry",
"name": "entries0",
"path": "board.workload.e820_table.entries0",
"addr": 0,
"eventq_index": 0,
"range_type": 1,
"size": 654336
},
{
"type": "X86E820Entry",
"cxx_class": "gem5::X86ISA::E820Entry",
"name": "entries1",
"path": "board.workload.e820_table.entries1",
"addr": 654336,
"eventq_index": 0,
"range_type": 2,
"size": 394240
},
{
"type": "X86E820Entry",
"cxx_class": "gem5::X86ISA::E820Entry",
"name": "entries2",
"path": "board.workload.e820_table.entries2",
"addr": 1048576,
"eventq_index": 0,
"range_type": 1,
"size": 3220176896
},
{
"type": "X86E820Entry",
"cxx_class": "gem5::X86ISA::E820Entry",
"name": "entries3",
"path": "board.workload.e820_table.entries3",
"addr": 4294901760,
"eventq_index": 0,
"range_type": 2,
"size": 65536
}
],
"eventq_index": 0
},
"enable_osxsave": false,
"eventq_index": 0,
"exit_on_kernel_oops": false,
"exit_on_kernel_panic": true,
"extras": [],
"extras_addrs": [],
"intel_mp_pointer": {
"type": "X86IntelMPFloatingPointer",
"cxx_class": "gem5::X86ISA::intelmp::FloatingPointer",
"name": "intel_mp_pointer",
"path": "board.workload.intel_mp_pointer",
"default_config": 0,
"eventq_index": 0,
"imcr_present": true,
"spec_rev": 4
},
"intel_mp_table": {
"type": "X86IntelMPConfigTable",
"cxx_class": "gem5::X86ISA::intelmp::ConfigTable",
"name": "intel_mp_table",
"path": "board.workload.intel_mp_table",
"base_entries": [
{
"type": "X86IntelMPProcessor",
"cxx_class": "gem5::X86ISA::intelmp::Processor",
"name": "base_entries00",
"path": "board.workload.intel_mp_table.base_entries00",
"bootstrap": true,
"enable": true,
"eventq_index": 0,
"family": 0,
"feature_flags": 0,
"local_apic_id": 0,
"local_apic_version": 20,
"model": 0,
"stepping": 0
},
{
"type": "X86IntelMPProcessor",
"cxx_class": "gem5::X86ISA::intelmp::Processor",
"name": "base_entries01",
"path": "board.workload.intel_mp_table.base_entries01",
"bootstrap": false,
"enable": true,
"eventq_index": 0,
"family": 0,
"feature_flags": 0,
"local_apic_id": 1,
"local_apic_version": 20,
"model": 0,
"stepping": 0
},
{
"type": "X86IntelMPIOAPIC",
"cxx_class": "gem5::X86ISA::intelmp::IOAPIC",
"name": "base_entries02",
"path": "board.workload.intel_mp_table.base_entries02",
"address": 4273995776,
"enable": true,
"eventq_index": 0,
"id": 2,
"version": 17
},
{
"type": "X86IntelMPBus",
"cxx_class": "gem5::X86ISA::intelmp::Bus",
"name": "base_entries03",
"path": "board.workload.intel_mp_table.base_entries03",
"bus_id": 0,
"bus_type": "PCI ",
"eventq_index": 0
},
{
"type": "X86IntelMPBus",
"cxx_class": "gem5::X86ISA::intelmp::Bus",
"name": "base_entries04",
"path": "board.workload.intel_mp_table.base_entries04",
"bus_id": 1,
"bus_type": "ISA ",
"eventq_index": 0
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries05",
"path": "board.workload.intel_mp_table.base_entries05",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 16,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 0,
"source_bus_irq": 16,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries06",
"path": "board.workload.intel_mp_table.base_entries06",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 0,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries07",
"path": "board.workload.intel_mp_table.base_entries07",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 2,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 0,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries08",
"path": "board.workload.intel_mp_table.base_entries08",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 1,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries09",
"path": "board.workload.intel_mp_table.base_entries09",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 1,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 1,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries10",
"path": "board.workload.intel_mp_table.base_entries10",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 3,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries11",
"path": "board.workload.intel_mp_table.base_entries11",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 3,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 3,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries12",
"path": "board.workload.intel_mp_table.base_entries12",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 4,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries13",
"path": "board.workload.intel_mp_table.base_entries13",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 4,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 4,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries14",
"path": "board.workload.intel_mp_table.base_entries14",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 5,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries15",
"path": "board.workload.intel_mp_table.base_entries15",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 5,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 5,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries16",
"path": "board.workload.intel_mp_table.base_entries16",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 6,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries17",
"path": "board.workload.intel_mp_table.base_entries17",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 6,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 6,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries18",
"path": "board.workload.intel_mp_table.base_entries18",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 7,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries19",
"path": "board.workload.intel_mp_table.base_entries19",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 7,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 7,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries20",
"path": "board.workload.intel_mp_table.base_entries20",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 8,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries21",
"path": "board.workload.intel_mp_table.base_entries21",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 8,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 8,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries22",
"path": "board.workload.intel_mp_table.base_entries22",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 9,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries23",
"path": "board.workload.intel_mp_table.base_entries23",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 9,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 9,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries24",
"path": "board.workload.intel_mp_table.base_entries24",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 10,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries25",
"path": "board.workload.intel_mp_table.base_entries25",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 10,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 10,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries26",
"path": "board.workload.intel_mp_table.base_entries26",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 11,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries27",
"path": "board.workload.intel_mp_table.base_entries27",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 11,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 11,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries28",
"path": "board.workload.intel_mp_table.base_entries28",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 12,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries29",
"path": "board.workload.intel_mp_table.base_entries29",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 12,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 12,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries30",
"path": "board.workload.intel_mp_table.base_entries30",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 13,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries31",
"path": "board.workload.intel_mp_table.base_entries31",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 13,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 13,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries32",
"path": "board.workload.intel_mp_table.base_entries32",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 0,
"eventq_index": 0,
"interrupt_type": "ExtInt",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 14,
"trigger": "ConformTrigger"
},
{
"type": "X86IntelMPIOIntAssignment",
"cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
"name": "base_entries33",
"path": "board.workload.intel_mp_table.base_entries33",
"dest_io_apic_id": 2,
"dest_io_apic_intin": 14,
"eventq_index": 0,
"interrupt_type": "INT",
"polarity": "ConformPolarity",
"source_bus_id": 1,
"source_bus_irq": 14,
"trigger": "ConformTrigger"
}
],
"eventq_index": 0,
"ext_entries": [
{
"type": "X86IntelMPBusHierarchy",
"cxx_class": "gem5::X86ISA::intelmp::BusHierarchy",
"name": "ext_entries",
"path": "board.workload.intel_mp_table.ext_entries",
"bus_id": 1,
"eventq_index": 0,
"parent_bus": 0,
"subtractive_decode": true
}
],
"local_apic": 4276092928,
"oem_id": "",
"oem_table_addr": 0,
"oem_table_size": 0,
"product_id": "",
"spec_rev": 4
},
"load_addr_mask": 18446744073709551615,
"load_addr_offset": 0,
"object_file": "/home/namiel/.cache/gem5/x86-linux-kernel-6.8.0-52-generic-1.0.0",
"on_oops": "DumpDmesgAndExit",
"on_panic": "DumpDmesgAndExit",
"remote_gdb_port": "#7000",
"smbios_table": {
"type": "X86SMBiosSMBiosTable",
"cxx_class": "gem5::X86ISA::smbios::SMBiosTable",
"name": "smbios_table",
"path": "board.workload.smbios_table",
"eventq_index": 0,
"major_version": 2,
"minor_version": 5,
"structures": [
{
"type": "X86SMBiosBiosInformation",
"cxx_class": "gem5::X86ISA::smbios::BiosInformation",
"name": "structures",
"path": "board.workload.smbios_table.structures",
"characteristic_ext_bytes": [],
"characteristics": [],
"emb_cont_firmware_major": 0,
"emb_cont_firmware_minor": 0,
"eventq_index": 0,
"major": 0,
"minor": 0,
"release_date": "06/08/2008",
"rom_size": 0,
"starting_addr_segment": 0,
"vendor": "",
"version": ""
}
]
},
"wait_for_remote_gdb": false
},
"apicbridge": {
"type": "Bridge",
"cxx_class": "gem5::Bridge",
"name": "apicbridge",
"path": "board.apicbridge",
"clk_domain": "board.clk_domain",
"delay": 50000,
"eventq_index": 0,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.apicbridge.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ranges": [
"11529215046068469760:11529215046068477951"
],
"req_size": 16,
"resp_size": 16,
"cpu_side_port": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[0]",
"is_source": "False"
},
"mem_side_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[0]",
"is_source": "True"
}
},
"bridge": {
"type": "Bridge",
"cxx_class": "gem5::Bridge",
"name": "bridge",
"path": "board.bridge",
"clk_domain": "board.clk_domain",
"delay": 50000,
"eventq_index": 0,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.bridge.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ranges": [
"3221225472:4294901760",
"9223372036854775808:11529215046068469759",
"13835058055282163712:18446744073709551615"
],
"req_size": 16,
"resp_size": 16,
"cpu_side_port": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.mem_side_ports[0]",
"is_source": "False"
},
"mem_side_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.iobus.cpu_side_ports[0]",
"is_source": "True"
}
},
"cache_hierarchy": {
"type": "SubSystem",
"cxx_class": "gem5::SubSystem",
"name": "cache_hierarchy",
"path": "board.cache_hierarchy",
"eventq_index": 0,
"thermal_domain": null,
"iocache": {
"type": "Cache",
"cxx_class": "gem5::Cache",
"name": "iocache",
"path": "board.cache_hierarchy.iocache",
"addr_ranges": [
"0:3221225472",
"3221225472:3222274048"
],
"assoc": 8,
"clk_domain": "board.clk_domain",
"clusivity": "mostly_incl",
"compressor": null,
"data_latency": 50,
"demand_mshr_reserve": 1,
"eventq_index": 0,
"is_read_only": false,
"max_miss_count": 0,
"move_contractions": true,
"mshrs": 20,
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.iocache.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetcher": null,
"replace_expansions": true,
"replacement_policy": {
"type": "LRURP",
"cxx_class": "gem5::replacement_policy::LRU",
"name": "replacement_policy",
"path": "board.cache_hierarchy.iocache.replacement_policy",
"eventq_index": 0
},
"response_latency": 50,
"sequential_access": false,
"size": 1024,
"system": "board",
"tag_latency": 50,
"tags": {
"type": "BaseSetAssoc",
"cxx_class": "gem5::BaseSetAssoc",
"name": "tags",
"path": "board.cache_hierarchy.iocache.tags",
"assoc": 8,
"block_size": 64,
"clk_domain": "board.clk_domain",
"entry_size": 64,
"eventq_index": 0,
"indexing_policy": {
"type": "TaggedSetAssociative",
"cxx_class": "gem5::TaggedSetAssociative",
"name": "indexing_policy",
"path": "board.cache_hierarchy.iocache.tags.indexing_policy",
"assoc": 8,
"entry_size": 64,
"eventq_index": 0,
"size": 1024
},
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.iocache.tags.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"replacement_policy": "board.cache_hierarchy.iocache.replacement_policy",
"sequential_access": false,
"size": 1024,
"system": "board",
"tag_latency": 50,
"warmup_percentage": 0
},
"tgts_per_mshr": 12,
"warmup_percentage": 0,
"write_allocator": null,
"write_buffers": 8,
"writeback_clean": false,
"cpu_side": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[15]",
"is_source": "False"
},
"mem_side": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[2]",
"is_source": "True"
}
},
"l1dcaches": [
{
"type": "Cache",
"cxx_class": "gem5::Cache",
"name": "l1dcaches0",
"path": "board.cache_hierarchy.l1dcaches0",
"addr_ranges": [
"0:18446744073709551615"
],
"assoc": 8,
"clk_domain": "board.clk_domain",
"clusivity": "mostly_incl",
"compressor": null,
"data_latency": 1,
"demand_mshr_reserve": 1,
"eventq_index": 0,
"is_read_only": false,
"max_miss_count": 0,
"move_contractions": true,
"mshrs": 16,
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1dcaches0.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetcher": {
"type": "StridePrefetcher",
"cxx_class": "gem5::prefetch::Stride",
"name": "prefetcher",
"path": "board.cache_hierarchy.l1dcaches0.prefetcher",
"block_size": 64,
"cache_snoop": false,
"clk_domain": "board.clk_domain",
"confidence_counter_bits": 3,
"confidence_threshold": 50,
"degree": 4,
"distance": 0,
"eventq_index": 0,
"initial_confidence": 4,
"latency": 1,
"max_prefetch_requests_with_pending_translation": 32,
"on_data": true,
"on_inst": false,
"on_miss": false,
"on_read": true,
"on_write": true,
"page_bytes": 4096,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1dcaches0.prefetcher.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetch_on_access": false,
"prefetch_on_pf_hit": true,
"queue_filter": true,
"queue_size": 32,
"queue_squash": true,
"sys": "board",
"table_assoc": 4,
"table_entries": 64,
"table_indexing_policy": {
"type": "StridePrefetcherHashedSetAssociative",
"cxx_class": "gem5::prefetch::StridePrefetcherHashedSetAssociative",
"name": "table_indexing_policy",
"path": "board.cache_hierarchy.l1dcaches0.prefetcher.table_indexing_policy",
"assoc": 4,
"entry_size": 1,
"eventq_index": 0,
"size": 64
},
"table_replacement_policy": {
"type": "RandomRP",
"cxx_class": "gem5::replacement_policy::Random",
"name": "table_replacement_policy",
"path": "board.cache_hierarchy.l1dcaches0.prefetcher.table_replacement_policy",
"eventq_index": 0
},
"tag_prefetch": true,
"throttle_control_percentage": 0,
"use_cache_line_address": true,
"use_requestor_id": true,
"use_virtual_addresses": false
},
"replace_expansions": true,
"replacement_policy": {
"type": "LRURP",
"cxx_class": "gem5::replacement_policy::LRU",
"name": "replacement_policy",
"path": "board.cache_hierarchy.l1dcaches0.replacement_policy",
"eventq_index": 0
},
"response_latency": 1,
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"tags": {
"type": "BaseSetAssoc",
"cxx_class": "gem5::BaseSetAssoc",
"name": "tags",
"path": "board.cache_hierarchy.l1dcaches0.tags",
"assoc": 8,
"block_size": 64,
"clk_domain": "board.clk_domain",
"entry_size": 64,
"eventq_index": 0,
"indexing_policy": {
"type": "TaggedSetAssociative",
"cxx_class": "gem5::TaggedSetAssociative",
"name": "indexing_policy",
"path": "board.cache_hierarchy.l1dcaches0.tags.indexing_policy",
"assoc": 8,
"entry_size": 64,
"eventq_index": 0,
"size": 32768
},
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1dcaches0.tags.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"replacement_policy": "board.cache_hierarchy.l1dcaches0.replacement_policy",
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"warmup_percentage": 0
},
"tgts_per_mshr": 20,
"warmup_percentage": 0,
"write_allocator": null,
"write_buffers": 8,
"writeback_clean": false,
"cpu_side": {
"role": "GEM5 RESPONDER",
"peer": "board.processor.start0.core.dcache_port",
"is_source": "False"
},
"mem_side": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[4]",
"is_source": "True"
}
},
{
"type": "Cache",
"cxx_class": "gem5::Cache",
"name": "l1dcaches1",
"path": "board.cache_hierarchy.l1dcaches1",
"addr_ranges": [
"0:18446744073709551615"
],
"assoc": 8,
"clk_domain": "board.clk_domain",
"clusivity": "mostly_incl",
"compressor": null,
"data_latency": 1,
"demand_mshr_reserve": 1,
"eventq_index": 0,
"is_read_only": false,
"max_miss_count": 0,
"move_contractions": true,
"mshrs": 16,
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1dcaches1.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetcher": {
"type": "StridePrefetcher",
"cxx_class": "gem5::prefetch::Stride",
"name": "prefetcher",
"path": "board.cache_hierarchy.l1dcaches1.prefetcher",
"block_size": 64,
"cache_snoop": false,
"clk_domain": "board.clk_domain",
"confidence_counter_bits": 3,
"confidence_threshold": 50,
"degree": 4,
"distance": 0,
"eventq_index": 0,
"initial_confidence": 4,
"latency": 1,
"max_prefetch_requests_with_pending_translation": 32,
"on_data": true,
"on_inst": false,
"on_miss": false,
"on_read": true,
"on_write": true,
"page_bytes": 4096,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1dcaches1.prefetcher.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetch_on_access": false,
"prefetch_on_pf_hit": true,
"queue_filter": true,
"queue_size": 32,
"queue_squash": true,
"sys": "board",
"table_assoc": 4,
"table_entries": 64,
"table_indexing_policy": {
"type": "StridePrefetcherHashedSetAssociative",
"cxx_class": "gem5::prefetch::StridePrefetcherHashedSetAssociative",
"name": "table_indexing_policy",
"path": "board.cache_hierarchy.l1dcaches1.prefetcher.table_indexing_policy",
"assoc": 4,
"entry_size": 1,
"eventq_index": 0,
"size": 64
},
"table_replacement_policy": {
"type": "RandomRP",
"cxx_class": "gem5::replacement_policy::Random",
"name": "table_replacement_policy",
"path": "board.cache_hierarchy.l1dcaches1.prefetcher.table_replacement_policy",
"eventq_index": 0
},
"tag_prefetch": true,
"throttle_control_percentage": 0,
"use_cache_line_address": true,
"use_requestor_id": true,
"use_virtual_addresses": false
},
"replace_expansions": true,
"replacement_policy": {
"type": "LRURP",
"cxx_class": "gem5::replacement_policy::LRU",
"name": "replacement_policy",
"path": "board.cache_hierarchy.l1dcaches1.replacement_policy",
"eventq_index": 0
},
"response_latency": 1,
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"tags": {
"type": "BaseSetAssoc",
"cxx_class": "gem5::BaseSetAssoc",
"name": "tags",
"path": "board.cache_hierarchy.l1dcaches1.tags",
"assoc": 8,
"block_size": 64,
"clk_domain": "board.clk_domain",
"entry_size": 64,
"eventq_index": 0,
"indexing_policy": {
"type": "TaggedSetAssociative",
"cxx_class": "gem5::TaggedSetAssociative",
"name": "indexing_policy",
"path": "board.cache_hierarchy.l1dcaches1.tags.indexing_policy",
"assoc": 8,
"entry_size": 64,
"eventq_index": 0,
"size": 32768
},
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1dcaches1.tags.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"replacement_policy": "board.cache_hierarchy.l1dcaches1.replacement_policy",
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"warmup_percentage": 0
},
"tgts_per_mshr": 20,
"warmup_percentage": 0,
"write_allocator": null,
"write_buffers": 8,
"writeback_clean": false,
"cpu_side": {
"role": "GEM5 RESPONDER",
"peer": "board.processor.start1.core.dcache_port",
"is_source": "False"
},
"mem_side": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[9]",
"is_source": "True"
}
}
],
"l1icaches": [
{
"type": "Cache",
"cxx_class": "gem5::Cache",
"name": "l1icaches0",
"path": "board.cache_hierarchy.l1icaches0",
"addr_ranges": [
"0:18446744073709551615"
],
"assoc": 8,
"clk_domain": "board.clk_domain",
"clusivity": "mostly_incl",
"compressor": null,
"data_latency": 1,
"demand_mshr_reserve": 1,
"eventq_index": 0,
"is_read_only": false,
"max_miss_count": 0,
"move_contractions": true,
"mshrs": 16,
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1icaches0.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetcher": {
"type": "StridePrefetcher",
"cxx_class": "gem5::prefetch::Stride",
"name": "prefetcher",
"path": "board.cache_hierarchy.l1icaches0.prefetcher",
"block_size": 64,
"cache_snoop": false,
"clk_domain": "board.clk_domain",
"confidence_counter_bits": 3,
"confidence_threshold": 50,
"degree": 4,
"distance": 0,
"eventq_index": 0,
"initial_confidence": 4,
"latency": 1,
"max_prefetch_requests_with_pending_translation": 32,
"on_data": true,
"on_inst": false,
"on_miss": false,
"on_read": true,
"on_write": true,
"page_bytes": 4096,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1icaches0.prefetcher.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetch_on_access": false,
"prefetch_on_pf_hit": true,
"queue_filter": true,
"queue_size": 32,
"queue_squash": true,
"sys": "board",
"table_assoc": 4,
"table_entries": 64,
"table_indexing_policy": {
"type": "StridePrefetcherHashedSetAssociative",
"cxx_class": "gem5::prefetch::StridePrefetcherHashedSetAssociative",
"name": "table_indexing_policy",
"path": "board.cache_hierarchy.l1icaches0.prefetcher.table_indexing_policy",
"assoc": 4,
"entry_size": 1,
"eventq_index": 0,
"size": 64
},
"table_replacement_policy": {
"type": "RandomRP",
"cxx_class": "gem5::replacement_policy::Random",
"name": "table_replacement_policy",
"path": "board.cache_hierarchy.l1icaches0.prefetcher.table_replacement_policy",
"eventq_index": 0
},
"tag_prefetch": true,
"throttle_control_percentage": 0,
"use_cache_line_address": true,
"use_requestor_id": true,
"use_virtual_addresses": false
},
"replace_expansions": true,
"replacement_policy": {
"type": "LRURP",
"cxx_class": "gem5::replacement_policy::LRU",
"name": "replacement_policy",
"path": "board.cache_hierarchy.l1icaches0.replacement_policy",
"eventq_index": 0
},
"response_latency": 1,
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"tags": {
"type": "BaseSetAssoc",
"cxx_class": "gem5::BaseSetAssoc",
"name": "tags",
"path": "board.cache_hierarchy.l1icaches0.tags",
"assoc": 8,
"block_size": 64,
"clk_domain": "board.clk_domain",
"entry_size": 64,
"eventq_index": 0,
"indexing_policy": {
"type": "TaggedSetAssociative",
"cxx_class": "gem5::TaggedSetAssociative",
"name": "indexing_policy",
"path": "board.cache_hierarchy.l1icaches0.tags.indexing_policy",
"assoc": 8,
"entry_size": 64,
"eventq_index": 0,
"size": 32768
},
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1icaches0.tags.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"replacement_policy": "board.cache_hierarchy.l1icaches0.replacement_policy",
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"warmup_percentage": 0
},
"tgts_per_mshr": 20,
"warmup_percentage": 0,
"write_allocator": null,
"write_buffers": 8,
"writeback_clean": true,
"cpu_side": {
"role": "GEM5 RESPONDER",
"peer": "board.processor.start0.core.icache_port",
"is_source": "False"
},
"mem_side": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[3]",
"is_source": "True"
}
},
{
"type": "Cache",
"cxx_class": "gem5::Cache",
"name": "l1icaches1",
"path": "board.cache_hierarchy.l1icaches1",
"addr_ranges": [
"0:18446744073709551615"
],
"assoc": 8,
"clk_domain": "board.clk_domain",
"clusivity": "mostly_incl",
"compressor": null,
"data_latency": 1,
"demand_mshr_reserve": 1,
"eventq_index": 0,
"is_read_only": false,
"max_miss_count": 0,
"move_contractions": true,
"mshrs": 16,
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1icaches1.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetcher": {
"type": "StridePrefetcher",
"cxx_class": "gem5::prefetch::Stride",
"name": "prefetcher",
"path": "board.cache_hierarchy.l1icaches1.prefetcher",
"block_size": 64,
"cache_snoop": false,
"clk_domain": "board.clk_domain",
"confidence_counter_bits": 3,
"confidence_threshold": 50,
"degree": 4,
"distance": 0,
"eventq_index": 0,
"initial_confidence": 4,
"latency": 1,
"max_prefetch_requests_with_pending_translation": 32,
"on_data": true,
"on_inst": false,
"on_miss": false,
"on_read": true,
"on_write": true,
"page_bytes": 4096,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1icaches1.prefetcher.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"prefetch_on_access": false,
"prefetch_on_pf_hit": true,
"queue_filter": true,
"queue_size": 32,
"queue_squash": true,
"sys": "board",
"table_assoc": 4,
"table_entries": 64,
"table_indexing_policy": {
"type": "StridePrefetcherHashedSetAssociative",
"cxx_class": "gem5::prefetch::StridePrefetcherHashedSetAssociative",
"name": "table_indexing_policy",
"path": "board.cache_hierarchy.l1icaches1.prefetcher.table_indexing_policy",
"assoc": 4,
"entry_size": 1,
"eventq_index": 0,
"size": 64
},
"table_replacement_policy": {
"type": "RandomRP",
"cxx_class": "gem5::replacement_policy::Random",
"name": "table_replacement_policy",
"path": "board.cache_hierarchy.l1icaches1.prefetcher.table_replacement_policy",
"eventq_index": 0
},
"tag_prefetch": true,
"throttle_control_percentage": 0,
"use_cache_line_address": true,
"use_requestor_id": true,
"use_virtual_addresses": false
},
"replace_expansions": true,
"replacement_policy": {
"type": "LRURP",
"cxx_class": "gem5::replacement_policy::LRU",
"name": "replacement_policy",
"path": "board.cache_hierarchy.l1icaches1.replacement_policy",
"eventq_index": 0
},
"response_latency": 1,
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"tags": {
"type": "BaseSetAssoc",
"cxx_class": "gem5::BaseSetAssoc",
"name": "tags",
"path": "board.cache_hierarchy.l1icaches1.tags",
"assoc": 8,
"block_size": 64,
"clk_domain": "board.clk_domain",
"entry_size": 64,
"eventq_index": 0,
"indexing_policy": {
"type": "TaggedSetAssociative",
"cxx_class": "gem5::TaggedSetAssociative",
"name": "indexing_policy",
"path": "board.cache_hierarchy.l1icaches1.tags.indexing_policy",
"assoc": 8,
"entry_size": 64,
"eventq_index": 0,
"size": 32768
},
"partitioning_manager": null,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.l1icaches1.tags.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"replacement_policy": "board.cache_hierarchy.l1icaches1.replacement_policy",
"sequential_access": false,
"size": 32768,
"system": "board",
"tag_latency": 1,
"warmup_percentage": 0
},
"tgts_per_mshr": 20,
"warmup_percentage": 0,
"write_allocator": null,
"write_buffers": 8,
"writeback_clean": true,
"cpu_side": {
"role": "GEM5 RESPONDER",
"peer": "board.processor.start1.core.icache_port",
"is_source": "False"
},
"mem_side": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[8]",
"is_source": "True"
}
}
],
"membus": {
"type": "CoherentXBar",
"cxx_class": "gem5::CoherentXBar",
"name": "membus",
"path": "board.cache_hierarchy.membus",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"forward_latency": 4,
"frontend_latency": 3,
"header_latency": 1,
"max_outstanding_snoops": 512,
"max_routing_table_size": 512,
"point_of_coherency": true,
"point_of_unification": true,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.membus.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"response_latency": 2,
"snoop_filter": {
"type": "SnoopFilter",
"cxx_class": "gem5::SnoopFilter",
"name": "snoop_filter",
"path": "board.cache_hierarchy.membus.snoop_filter",
"eventq_index": 0,
"lookup_latency": 1,
"max_capacity": 8388608,
"system": "board"
},
"snoop_response_latency": 4,
"system": "board",
"use_default_range": false,
"width": 64,
"badaddr_responder": {
"type": "IsaFake",
"cxx_class": "gem5::IsaFake",
"name": "badaddr_responder",
"path": "board.cache_hierarchy.membus.badaddr_responder",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 0,
"pio_latency": 100000,
"pio_size": 8,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.cache_hierarchy.membus.badaddr_responder.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": true,
"ret_data16": 65535,
"ret_data32": 4294967295,
"ret_data64": 18446744073709551615,
"ret_data8": 255,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.default",
"is_source": "False"
}
},
"cpu_side_ports": {
"role": "GEM5 RESPONDER",
"peer": [
"board.apicbridge.mem_side_port",
"board.system_port",
"board.cache_hierarchy.iocache.mem_side",
"board.cache_hierarchy.l1icaches0.mem_side",
"board.cache_hierarchy.l1dcaches0.mem_side",
"board.processor.start0.core.mmu.itb.walker.port",
"board.processor.start0.core.mmu.dtb.walker.port",
"board.processor.start0.core.interrupts.int_requestor",
"board.cache_hierarchy.l1icaches1.mem_side",
"board.cache_hierarchy.l1dcaches1.mem_side",
"board.processor.start1.core.mmu.itb.walker.port",
"board.processor.start1.core.mmu.dtb.walker.port",
"board.processor.start1.core.interrupts.int_requestor"
],
"is_source": "False"
},
"default": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.badaddr_responder.pio",
"is_source": "True"
},
"mem_side_ports": {
"role": "GEM5 REQUESTOR",
"peer": [
"board.bridge.cpu_side_port",
"board.memory.mem_ctrl0.port",
"board.memory.mem_ctrl1.port",
"board.processor.start0.core.interrupts.pio",
"board.processor.start0.core.interrupts.int_responder",
"board.processor.start1.core.interrupts.pio",
"board.processor.start1.core.interrupts.int_responder"
],
"is_source": "True"
}
}
},
"clk_domain": {
"type": "SrcClockDomain",
"cxx_class": "gem5::SrcClockDomain",
"name": "clk_domain",
"path": "board.clk_domain",
"clock": [
333
],
"domain_id": -1,
"eventq_index": 0,
"init_perf_level": 0,
"voltage_domain": {
"type": "VoltageDomain",
"cxx_class": "gem5::VoltageDomain",
"name": "voltage_domain",
"path": "board.clk_domain.voltage_domain",
"eventq_index": 0,
"voltage": [
1.0
]
}
},
"dvfs_handler": {
"type": "DVFSHandler",
"cxx_class": "gem5::DVFSHandler",
"name": "dvfs_handler",
"path": "board.dvfs_handler",
"domains": [],
"enable": false,
"eventq_index": 0,
"sys_clk_domain": "board.clk_domain",
"transition_latency": 100000000
},
"iobus": {
"type": "NoncoherentXBar",
"cxx_class": "gem5::NoncoherentXBar",
"name": "iobus",
"path": "board.iobus",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"forward_latency": 1,
"frontend_latency": 2,
"header_latency": 1,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.iobus.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"response_latency": 2,
"use_default_range": false,
"width": 16,
"cpu_side_ports": {
"role": "GEM5 RESPONDER",
"peer": [
"board.bridge.mem_side_port",
"board.pc.south_bridge.io_apic.int_requestor",
"board.pc.pci_host.down_to_up.mem_side_port"
],
"is_source": "False"
},
"default": {
"role": "GEM5 REQUESTOR",
"peer": "board.pc.default_bus.cpu_side_ports[0]",
"is_source": "True"
},
"mem_side_ports": {
"role": "GEM5 REQUESTOR",
"peer": [
"board.apicbridge.cpu_side_port",
"board.pc.south_bridge.cmos.pio",
"board.pc.south_bridge.dma1.pio",
"board.pc.south_bridge.keyboard.pio",
"board.pc.south_bridge.pic1.pio",
"board.pc.south_bridge.pic2.pio",
"board.pc.south_bridge.pit.pio",
"board.pc.south_bridge.speaker.pio",
"board.pc.south_bridge.io_apic.pio",
"board.pc.com_1.pio",
"board.pc.fake_com_2.pio",
"board.pc.fake_com_3.pio",
"board.pc.fake_com_4.pio",
"board.pc.fake_floppy.pio",
"board.pc.pci_host.up_to_down.cpu_side_port",
"board.cache_hierarchy.iocache.cpu_side"
],
"is_source": "True"
}
},
"memory": {
"type": "SubSystem",
"cxx_class": "gem5::SubSystem",
"name": "memory",
"path": "board.memory",
"eventq_index": 0,
"thermal_domain": null,
"mem_ctrl": [
{
"type": "MemCtrl",
"cxx_class": "gem5::memory::MemCtrl",
"name": "mem_ctrl0",
"path": "board.memory.mem_ctrl0",
"clk_domain": "board.clk_domain",
"command_window": 10000,
"disable_sanity_check": false,
"dram": {
"type": "DRAMInterface",
"cxx_class": "gem5::memory::DRAMInterface",
"name": "dram",
"path": "board.memory.mem_ctrl0.dram",
"IDD0": 0.048,
"IDD02": 0.003,
"IDD2N": 0.034,
"IDD2N2": 0.0,
"IDD2P0": 0.0,
"IDD2P02": 0.0,
"IDD2P1": 0.025,
"IDD2P12": 0.0,
"IDD3N": 0.043000000000000003,
"IDD3N2": 0.003,
"IDD3P0": 0.0,
"IDD3P02": 0.0,
"IDD3P1": 0.037,
"IDD3P12": 0.0,
"IDD4R": 0.135,
"IDD4R2": 0.0,
"IDD4W": 0.123,
"IDD4W2": 0.0,
"IDD5": 0.25,
"IDD52": 0.0,
"IDD6": 0.03,
"IDD62": 0.0,
"VDD": 1.2,
"VDD2": 2.5,
"activation_limit": 4,
"addr_mapping": "RoRaBaCoCh",
"bank_groups_per_rank": 4,
"banks_per_rank": 16,
"beats_per_clock": 2,
"burst_length": 8,
"clk_domain": "board.clk_domain",
"collect_stats": true,
"conf_table_reported": true,
"data_clock_sync": false,
"device_bus_width": 8,
"device_rowbuffer_size": 1024,
"device_size": 1073741824,
"devices_per_rank": 8,
"dll": true,
"enable_dram_powerdown": false,
"eventq_index": 0,
"image_file": "",
"in_addr_map": true,
"kvm_map": true,
"max_accesses_per_row": 16,
"null": false,
"page_policy": "open_adaptive",
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.memory.mem_ctrl0.dram.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"range": "0:3221225472:0:64",
"ranks_per_channel": 2,
"read_buffer_size": 64,
"tAAD": 833,
"tBURST": 3332,
"tBURST_MAX": 3332,
"tBURST_MIN": 3332,
"tCCD_L": 5000,
"tCCD_L_WR": 5000,
"tCK": 833,
"tCL": 14160,
"tCS": 1666,
"tCWL": 14160,
"tPPD": 0,
"tRAS": 32000,
"tRCD": 14160,
"tRCD_WR": 14160,
"tREFI": 7800000,
"tRFC": 350000,
"tRP": 14160,
"tRRD": 3332,
"tRRD_L": 4900,
"tRTP": 7500,
"tRTW": 1666,
"tWR": 15000,
"tWTR": 5000,
"tWTR_L": 5000,
"tXAW": 21000,
"tXP": 6000,
"tXPDLL": 0,
"tXS": 340000,
"tXSDLL": 0,
"two_cycle_activate": false,
"write_buffer_size": 128,
"writeable": true
},
"eventq_index": 0,
"mem_sched_policy": "frfcfs",
"min_reads_per_switch": 16,
"min_writes_per_switch": 16,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.memory.mem_ctrl0.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"qos_policy": null,
"qos_priorities": 1,
"qos_priority_escalation": false,
"qos_q_policy": "fifo",
"qos_requestors": [
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
""
],
"qos_syncro_scheduler": false,
"qos_turnaround_policy": null,
"static_backend_latency": 10000,
"static_frontend_latency": 10000,
"system": "board",
"write_high_thresh_perc": 85,
"write_low_thresh_perc": 50,
"port": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.mem_side_ports[1]",
"is_source": "False"
}
},
{
"type": "MemCtrl",
"cxx_class": "gem5::memory::MemCtrl",
"name": "mem_ctrl1",
"path": "board.memory.mem_ctrl1",
"clk_domain": "board.clk_domain",
"command_window": 10000,
"disable_sanity_check": false,
"dram": {
"type": "DRAMInterface",
"cxx_class": "gem5::memory::DRAMInterface",
"name": "dram",
"path": "board.memory.mem_ctrl1.dram",
"IDD0": 0.048,
"IDD02": 0.003,
"IDD2N": 0.034,
"IDD2N2": 0.0,
"IDD2P0": 0.0,
"IDD2P02": 0.0,
"IDD2P1": 0.025,
"IDD2P12": 0.0,
"IDD3N": 0.043000000000000003,
"IDD3N2": 0.003,
"IDD3P0": 0.0,
"IDD3P02": 0.0,
"IDD3P1": 0.037,
"IDD3P12": 0.0,
"IDD4R": 0.135,
"IDD4R2": 0.0,
"IDD4W": 0.123,
"IDD4W2": 0.0,
"IDD5": 0.25,
"IDD52": 0.0,
"IDD6": 0.03,
"IDD62": 0.0,
"VDD": 1.2,
"VDD2": 2.5,
"activation_limit": 4,
"addr_mapping": "RoRaBaCoCh",
"bank_groups_per_rank": 4,
"banks_per_rank": 16,
"beats_per_clock": 2,
"burst_length": 8,
"clk_domain": "board.clk_domain",
"collect_stats": true,
"conf_table_reported": true,
"data_clock_sync": false,
"device_bus_width": 8,
"device_rowbuffer_size": 1024,
"device_size": 1073741824,
"devices_per_rank": 8,
"dll": true,
"enable_dram_powerdown": false,
"eventq_index": 0,
"image_file": "",
"in_addr_map": true,
"kvm_map": true,
"max_accesses_per_row": 16,
"null": false,
"page_policy": "open_adaptive",
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.memory.mem_ctrl1.dram.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"range": "0:3221225472:1:64",
"ranks_per_channel": 2,
"read_buffer_size": 64,
"tAAD": 833,
"tBURST": 3332,
"tBURST_MAX": 3332,
"tBURST_MIN": 3332,
"tCCD_L": 5000,
"tCCD_L_WR": 5000,
"tCK": 833,
"tCL": 14160,
"tCS": 1666,
"tCWL": 14160,
"tPPD": 0,
"tRAS": 32000,
"tRCD": 14160,
"tRCD_WR": 14160,
"tREFI": 7800000,
"tRFC": 350000,
"tRP": 14160,
"tRRD": 3332,
"tRRD_L": 4900,
"tRTP": 7500,
"tRTW": 1666,
"tWR": 15000,
"tWTR": 5000,
"tWTR_L": 5000,
"tXAW": 21000,
"tXP": 6000,
"tXPDLL": 0,
"tXS": 340000,
"tXSDLL": 0,
"two_cycle_activate": false,
"write_buffer_size": 128,
"writeable": true
},
"eventq_index": 0,
"mem_sched_policy": "frfcfs",
"min_reads_per_switch": 16,
"min_writes_per_switch": 16,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.memory.mem_ctrl1.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"qos_policy": null,
"qos_priorities": 1,
"qos_priority_escalation": false,
"qos_q_policy": "fifo",
"qos_requestors": [
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
"",
""
],
"qos_syncro_scheduler": false,
"qos_turnaround_policy": null,
"static_backend_latency": 10000,
"static_frontend_latency": 10000,
"system": "board",
"write_high_thresh_perc": 85,
"write_low_thresh_perc": 50,
"port": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.mem_side_ports[2]",
"is_source": "False"
}
}
]
},
"pc": {
"type": "Pc",
"cxx_class": "gem5::Pc",
"name": "pc",
"path": "board.pc",
"eventq_index": 0,
"south_bridge": {
"type": "SouthBridge",
"cxx_class": "gem5::SouthBridge",
"name": "south_bridge",
"path": "board.pc.south_bridge",
"cmos": {
"type": "Cmos",
"cxx_class": "gem5::X86ISA::Cmos",
"name": "cmos",
"path": "board.pc.south_bridge.cmos",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"pio_addr": 9223372036854775920,
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.cmos.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"time": "Sun Jan 1 00:00:00 2012",
"int_pin": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.pic2.inputs[0]"
],
"is_source": "True"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[1]",
"is_source": "False"
}
},
"dma1": {
"type": "I8237",
"cxx_class": "gem5::X86ISA::I8237",
"name": "dma1",
"path": "board.pc.south_bridge.dma1",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"pio_addr": 9223372036854775808,
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.dma1.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[2]",
"is_source": "False"
}
},
"eventq_index": 0,
"io_apic": {
"type": "I82094AA",
"cxx_class": "gem5::X86ISA::I82094AA",
"name": "io_apic",
"path": "board.pc.south_bridge.io_apic",
"apic_id": 2,
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"int_latency": 1000,
"pio_addr": 4273995776,
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.io_apic.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"inputs": {
"role": "Int Sink Pin",
"peer": [
"board.pc.south_bridge.pic1.output[0]",
"board.pc.south_bridge.keyboard.keyboard_int_pin[0]",
"board.pc.south_bridge.pit.int_pin[1]",
"None",
"None",
"None",
"None",
"None",
"None",
"None",
"None",
"None",
"board.pc.south_bridge.keyboard.mouse_int_pin[0]",
"None",
"board.pc.south_bridge.ide.int_primary[1]",
"board.pc.south_bridge.ide.int_secondary[1]"
],
"is_source": "False"
},
"int_requestor": {
"role": "GEM5 REQUESTOR",
"peer": "board.iobus.cpu_side_ports[1]",
"is_source": "True"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[8]",
"is_source": "False"
}
},
"keyboard": {
"type": "I8042",
"cxx_class": "gem5::X86ISA::I8042",
"name": "keyboard",
"path": "board.pc.south_bridge.keyboard",
"clk_domain": "board.clk_domain",
"command_port": 9223372036854775908,
"data_port": 9223372036854775904,
"eventq_index": 0,
"keyboard": {
"type": "PS2Keyboard",
"cxx_class": "gem5::ps2::PS2Keyboard",
"name": "keyboard",
"path": "board.pc.south_bridge.keyboard.keyboard",
"eventq_index": 0,
"vnc": null
},
"mouse": {
"type": "PS2Mouse",
"cxx_class": "gem5::ps2::PS2Mouse",
"name": "mouse",
"path": "board.pc.south_bridge.keyboard.mouse",
"eventq_index": 0
},
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.keyboard.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"keyboard_int_pin": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.io_apic.inputs[1]"
],
"is_source": "True"
},
"mouse_int_pin": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.io_apic.inputs[12]"
],
"is_source": "True"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[3]",
"is_source": "False"
}
},
"pic1": {
"type": "I8259",
"cxx_class": "gem5::X86ISA::I8259",
"name": "pic1",
"path": "board.pc.south_bridge.pic1",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"mode": "I8259Master",
"pio_addr": 9223372036854775840,
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.pic1.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"slave": "board.pc.south_bridge.pic2",
"system": "board",
"inputs": {
"role": "Int Sink Pin",
"peer": [
"board.pc.south_bridge.pit.int_pin[0]",
"None",
"board.pc.south_bridge.pic2.output[0]"
],
"is_source": "False"
},
"output": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.io_apic.inputs[0]"
],
"is_source": "True"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[4]",
"is_source": "False"
}
},
"pic2": {
"type": "I8259",
"cxx_class": "gem5::X86ISA::I8259",
"name": "pic2",
"path": "board.pc.south_bridge.pic2",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"mode": "I8259Slave",
"pio_addr": 9223372036854775968,
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.pic2.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"slave": null,
"system": "board",
"inputs": {
"role": "Int Sink Pin",
"peer": [
"board.pc.south_bridge.cmos.int_pin[0]",
"None",
"None",
"None",
"None",
"None",
"board.pc.south_bridge.ide.int_primary[0]",
"board.pc.south_bridge.ide.int_secondary[0]"
],
"is_source": "False"
},
"output": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.pic1.inputs[2]"
],
"is_source": "True"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[5]",
"is_source": "False"
}
},
"pit": {
"type": "I8254",
"cxx_class": "gem5::X86ISA::I8254",
"name": "pit",
"path": "board.pc.south_bridge.pit",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"pio_addr": 9223372036854775872,
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.pit.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"int_pin": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.pic1.inputs[0]",
"board.pc.south_bridge.io_apic.inputs[2]"
],
"is_source": "True"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[6]",
"is_source": "False"
}
},
"speaker": {
"type": "PcSpeaker",
"cxx_class": "gem5::X86ISA::Speaker",
"name": "speaker",
"path": "board.pc.south_bridge.speaker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"i8254": "board.pc.south_bridge.pit",
"pio_addr": 9223372036854775905,
"pio_latency": 100000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.speaker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[7]",
"is_source": "False"
}
},
"ide": {
"type": "X86IdeController",
"cxx_class": "gem5::X86IdeController",
"name": "ide",
"path": "board.pc.south_bridge.ide",
"BAR0": {
"type": "PciLegacyIoBar",
"cxx_class": "gem5::PciLegacyIoBar",
"name": "BAR0",
"path": "board.pc.south_bridge.ide.BAR0",
"addr": 496,
"eventq_index": 0,
"size": 8
},
"BAR1": {
"type": "PciLegacyIoBar",
"cxx_class": "gem5::PciLegacyIoBar",
"name": "BAR1",
"path": "board.pc.south_bridge.ide.BAR1",
"addr": 1012,
"eventq_index": 0,
"size": 3
},
"BAR2": {
"type": "PciLegacyIoBar",
"cxx_class": "gem5::PciLegacyIoBar",
"name": "BAR2",
"path": "board.pc.south_bridge.ide.BAR2",
"addr": 368,
"eventq_index": 0,
"size": 8
},
"BAR3": {
"type": "PciLegacyIoBar",
"cxx_class": "gem5::PciLegacyIoBar",
"name": "BAR3",
"path": "board.pc.south_bridge.ide.BAR3",
"addr": 884,
"eventq_index": 0,
"size": 3
},
"BAR4": {
"type": "PciIoBar",
"cxx_class": "gem5::PciIoBar",
"name": "BAR4",
"path": "board.pc.south_bridge.ide.BAR4",
"eventq_index": 0,
"size": 16
},
"BAR5": {
"type": "PciBarNone",
"cxx_class": "gem5::PciBarNone",
"name": "BAR5",
"path": "board.pc.south_bridge.ide.BAR5",
"eventq_index": 0
},
"BIST": 0,
"CacheLineSize": 0,
"CapabilityPtr": 0,
"CardbusCIS": 0,
"ClassCode": 1,
"Command": 0,
"DeviceID": 28945,
"ExpansionROM": 0,
"HeaderType": 0,
"InterruptLine": 255,
"InterruptPin": 1,
"LatencyTimer": 0,
"MSICAPBaseOffset": 0,
"MSICAPCapId": 0,
"MSICAPMaskBits": 0,
"MSICAPMsgAddr": 0,
"MSICAPMsgCtrl": 0,
"MSICAPMsgData": 0,
"MSICAPMsgUpperAddr": 0,
"MSICAPNextCapability": 0,
"MSICAPPendingBits": 0,
"MSIXCAPBaseOffset": 0,
"MSIXCAPCapId": 0,
"MSIXCAPNextCapability": 0,
"MSIXMsgCtrl": 0,
"MSIXPbaOffset": 0,
"MSIXTableOffset": 0,
"MaximumLatency": 0,
"MinimumGrant": 0,
"PMCAPBaseOffset": 0,
"PMCAPCapId": 0,
"PMCAPCapabilities": 0,
"PMCAPCtrlStatus": 0,
"PMCAPNextCapability": 0,
"PXCAPBaseOffset": 0,
"PXCAPCapId": 0,
"PXCAPCapabilities": 0,
"PXCAPDevCap2": 0,
"PXCAPDevCapabilities": 0,
"PXCAPDevCtrl": 0,
"PXCAPDevCtrl2": 0,
"PXCAPDevStatus": 0,
"PXCAPDevStatus2": 0,
"PXCAPLinkCap": 0,
"PXCAPLinkCap2": 0,
"PXCAPLinkCtrl": 0,
"PXCAPLinkCtrl2": 0,
"PXCAPLinkStatus": 0,
"PXCAPLinkStatus2": 0,
"PXCAPNextCapability": 0,
"PXCAPRootCap": 0,
"PXCAPRootCtrl": 0,
"PXCAPRootStatus": 0,
"PXCAPSlotCap": 0,
"PXCAPSlotCap2": 0,
"PXCAPSlotCtrl": 0,
"PXCAPSlotCtrl2": 0,
"PXCAPSlotStatus": 0,
"PXCAPSlotStatus2": 0,
"ProgIF": 128,
"Revision": 0,
"Status": 640,
"SubClassCode": 1,
"SubsystemID": 0,
"SubsystemVendorID": 0,
"VendorID": 32902,
"clk_domain": "board.clk_domain",
"config_latency": 20000,
"ctrl_offset": 0,
"disks": [
{
"type": "IdeDisk",
"cxx_class": "gem5::IdeDisk",
"name": "disks",
"path": "board.pc.south_bridge.ide.disks",
"delay": 1000000,
"driveID": "device0",
"eventq_index": 0,
"image": {
"type": "CowDiskImage",
"cxx_class": "gem5::CowDiskImage",
"name": "image",
"path": "board.pc.south_bridge.ide.disks.image",
"child": {
"type": "RawDiskImage",
"cxx_class": "gem5::RawDiskImage",
"name": "child",
"path": "board.pc.south_bridge.ide.disks.image.child",
"eventq_index": 0,
"image_file": "/home/namiel/.cache/gem5/x86-ubuntu-24.04-npb-img-5.0.0",
"read_only": true
},
"eventq_index": 0,
"image_file": "",
"read_only": false,
"table_size": 65536
}
}
],
"eventq_index": 0,
"io_shift": 0,
"pci_dev": 4,
"pci_func": 0,
"pio_latency": 30000,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.south_bridge.ide.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"sid": null,
"ssid": null,
"system": "board",
"upstream": "board.pc.pci_host",
"dma": {
"role": "GEM5 REQUESTOR",
"peer": "board.pc.pci_bus.cpu_side_ports[0]",
"is_source": "True"
},
"int_primary": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.pic2.inputs[6]",
"board.pc.south_bridge.io_apic.inputs[14]"
],
"is_source": "True"
},
"int_secondary": {
"role": "Int Source Pin",
"peer": [
"board.pc.south_bridge.pic2.inputs[7]",
"board.pc.south_bridge.io_apic.inputs[15]"
],
"is_source": "True"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.pc.pci_bus.mem_side_ports[0]",
"is_source": "False"
}
}
},
"system": "board",
"bad_addr": {
"type": "IsaFake",
"cxx_class": "gem5::IsaFake",
"name": "bad_addr",
"path": "board.pc.bad_addr",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 0,
"pio_latency": 100000,
"pio_size": 8,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.bad_addr.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": true,
"ret_data16": 65535,
"ret_data32": 4294967295,
"ret_data64": 18446744073709551615,
"ret_data8": 255,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.pc.default_bus.default",
"is_source": "False"
}
},
"com_1": {
"type": "Uart8250",
"cxx_class": "gem5::Uart8250",
"name": "com_1",
"path": "board.pc.com_1",
"clk_domain": "board.clk_domain",
"device": {
"type": "Terminal",
"cxx_class": "gem5::Terminal",
"name": "device",
"path": "board.pc.com_1.device",
"eventq_index": 0,
"number": 0,
"outfile": "file",
"port": "#3456"
},
"eventq_index": 0,
"pio_addr": 9223372036854776824,
"pio_latency": 100000,
"pio_size": 8,
"platform": "board.pc",
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.com_1.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[9]",
"is_source": "False"
}
},
"default_bus": {
"type": "NoncoherentXBar",
"cxx_class": "gem5::NoncoherentXBar",
"name": "default_bus",
"path": "board.pc.default_bus",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"forward_latency": 1,
"frontend_latency": 2,
"header_latency": 1,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.default_bus.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"response_latency": 2,
"use_default_range": false,
"width": 16,
"cpu_side_ports": {
"role": "GEM5 RESPONDER",
"peer": [
"board.iobus.default"
],
"is_source": "False"
},
"default": {
"role": "GEM5 REQUESTOR",
"peer": "board.pc.bad_addr.pio",
"is_source": "True"
},
"mem_side_ports": {
"role": "GEM5 REQUESTOR",
"peer": [
"board.pc.empty_isa.pio"
],
"is_source": "True"
}
},
"empty_isa": {
"type": "IsaFake",
"cxx_class": "gem5::IsaFake",
"name": "empty_isa",
"path": "board.pc.empty_isa",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 9223372036854775808,
"pio_latency": 100000,
"pio_size": 65536,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.empty_isa.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": false,
"ret_data16": 0,
"ret_data32": 0,
"ret_data64": 0,
"ret_data8": 0,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.pc.default_bus.mem_side_ports[0]",
"is_source": "False"
}
},
"fake_com_2": {
"type": "IsaFake",
"cxx_class": "gem5::IsaFake",
"name": "fake_com_2",
"path": "board.pc.fake_com_2",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 9223372036854776568,
"pio_latency": 100000,
"pio_size": 8,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.fake_com_2.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": false,
"ret_data16": 65535,
"ret_data32": 4294967295,
"ret_data64": 18446744073709551615,
"ret_data8": 255,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[10]",
"is_source": "False"
}
},
"fake_com_3": {
"type": "IsaFake",
"cxx_class": "gem5::IsaFake",
"name": "fake_com_3",
"path": "board.pc.fake_com_3",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 9223372036854776808,
"pio_latency": 100000,
"pio_size": 8,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.fake_com_3.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": false,
"ret_data16": 65535,
"ret_data32": 4294967295,
"ret_data64": 18446744073709551615,
"ret_data8": 255,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[11]",
"is_source": "False"
}
},
"fake_com_4": {
"type": "IsaFake",
"cxx_class": "gem5::IsaFake",
"name": "fake_com_4",
"path": "board.pc.fake_com_4",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 9223372036854776552,
"pio_latency": 100000,
"pio_size": 8,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.fake_com_4.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": false,
"ret_data16": 65535,
"ret_data32": 4294967295,
"ret_data64": 18446744073709551615,
"ret_data8": 255,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[12]",
"is_source": "False"
}
},
"fake_floppy": {
"type": "IsaFake",
"cxx_class": "gem5::IsaFake",
"name": "fake_floppy",
"path": "board.pc.fake_floppy",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 9223372036854776818,
"pio_latency": 100000,
"pio_size": 2,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.fake_floppy.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": false,
"ret_data16": 65535,
"ret_data32": 4294967295,
"ret_data64": 18446744073709551615,
"ret_data8": 255,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[13]",
"is_source": "False"
}
},
"pci_bus": {
"type": "PciBus",
"cxx_class": "gem5::PciBus",
"name": "pci_bus",
"path": "board.pc.pci_bus",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"forward_latency": 0,
"frontend_latency": 0,
"header_latency": 1,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.pci_bus.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"response_latency": 0,
"use_default_range": false,
"width": 16,
"config_error_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.pc.pci_host.config_error.pio",
"is_source": "True"
},
"cpu_side_ports": {
"role": "GEM5 RESPONDER",
"peer": [
"board.pc.south_bridge.ide.dma",
"board.pc.pci_host.up_to_down.mem_side_port"
],
"is_source": "False"
},
"default": {
"role": "GEM5 REQUESTOR",
"peer": "board.pc.pci_host.down_to_up.cpu_side_port",
"is_source": "True"
},
"mem_side_ports": {
"role": "GEM5 REQUESTOR",
"peer": [
"board.pc.south_bridge.ide.pio"
],
"is_source": "True"
}
},
"pci_host": {
"type": "GenericPciHost",
"cxx_class": "gem5::GenericPciHost",
"name": "pci_host",
"path": "board.pc.pci_host",
"clk_domain": "board.clk_domain",
"conf_base": 13835058055282163712,
"conf_device_bits": 8,
"conf_size": 16777216,
"config_error": {
"type": "PciConfigError",
"cxx_class": "gem5::PciConfigError",
"name": "config_error",
"path": "board.pc.pci_host.config_error",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"fake_mem": false,
"pio_addr": 0,
"pio_latency": 100000,
"pio_size": 0,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.pci_host.config_error.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ret_bad_addr": false,
"ret_data16": 65535,
"ret_data32": 4294967295,
"ret_data64": 18446744073709551615,
"ret_data8": 255,
"system": "board",
"update_data": false,
"warn_access": "",
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.pc.pci_bus.config_error_port",
"is_source": "False"
}
},
"down_to_up": {
"type": "Bridge",
"cxx_class": "gem5::Bridge",
"name": "down_to_up",
"path": "board.pc.pci_host.down_to_up",
"clk_domain": "board.clk_domain",
"delay": 0,
"eventq_index": 0,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.pci_host.down_to_up.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"ranges": [
"0:18446744073709551615"
],
"req_size": 16,
"resp_size": 16,
"cpu_side_port": {
"role": "GEM5 RESPONDER",
"peer": "board.pc.pci_bus.default",
"is_source": "False"
},
"mem_side_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.iobus.cpu_side_ports[2]",
"is_source": "True"
}
},
"eventq_index": 0,
"pci_dma_base": 0,
"pci_mem_base": 0,
"pci_pio_base": 9223372036854775808,
"platform": "board.pc",
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.pci_host.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"up_to_down": {
"type": "PciUpDownBridge",
"cxx_class": "gem5::PciUpDownBridge",
"name": "up_to_down",
"path": "board.pc.pci_host.up_to_down",
"clk_domain": "board.clk_domain",
"delay": 0,
"eventq_index": 0,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.pc.pci_host.up_to_down.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"req_size": 16,
"resp_size": 16,
"cpu_side_port": {
"role": "GEM5 RESPONDER",
"peer": "board.iobus.mem_side_ports[14]",
"is_source": "False"
},
"mem_side_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.pc.pci_bus.cpu_side_ports[1]",
"is_source": "True"
}
}
}
},
"processor": {
"type": "SubSystem",
"cxx_class": "gem5::SubSystem",
"name": "processor",
"path": "board.processor",
"eventq_index": 0,
"thermal_domain": null,
"kvm_vm": {
"type": "KvmVM",
"cxx_class": "gem5::KvmVM",
"name": "kvm_vm",
"path": "board.processor.kvm_vm",
"coalescedMMIO": [],
"eventq_index": 0,
"system": "board"
},
"start": [
{
"type": "SubSystem",
"cxx_class": "gem5::SubSystem",
"name": "start0",
"path": "board.processor.start0",
"eventq_index": 0,
"thermal_domain": null,
"core": {
"type": "X86KvmCPU",
"cxx_class": "gem5::X86KvmCPU",
"name": "core",
"path": "board.processor.start0.core",
"alwaysSyncTC": false,
"checker": null,
"clk_domain": "board.clk_domain",
"cpu_id": 0,
"decoder": [
{
"type": "X86Decoder",
"cxx_class": "gem5::X86ISA::Decoder",
"name": "decoder",
"path": "board.processor.start0.core.decoder",
"eventq_index": 0,
"isa": "board.processor.start0.core.isa"
}
],
"do_checkpoint_insts": true,
"do_statistics_insts": true,
"eventq_index": 1,
"function_trace": false,
"function_trace_start": 0,
"hostFactor": 1.0,
"hostFreq": 500,
"interrupts": [
{
"type": "X86LocalApic",
"cxx_class": "gem5::X86ISA::Interrupts",
"name": "interrupts",
"path": "board.processor.start0.core.interrupts",
"clk_domain": {
"type": "DerivedClockDomain",
"cxx_class": "gem5::DerivedClockDomain",
"name": "clk_domain",
"path": "board.processor.start0.core.interrupts.clk_domain",
"clk_divider": 16,
"clk_domain": "board.clk_domain",
"eventq_index": 0
},
"eventq_index": 0,
"int_latency": 1000,
"pio_latency": 100000,
"system": "board",
"int_requestor": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[7]",
"is_source": "True"
},
"int_responder": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.mem_side_ports[4]",
"is_source": "False"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.mem_side_ports[3]",
"is_source": "False"
}
}
],
"isa": [
{
"type": "X86ISA",
"cxx_class": "gem5::X86ISA::ISA",
"name": "isa",
"path": "board.processor.start0.core.isa",
"APMInfo": [
2147483672,
1752462657,
1769238117,
1145913699
],
"CacheParams": [
0,
0,
0,
0
],
"ExtendedFeatures": [
0,
25165824,
0,
0
],
"ExtendedState": [
0,
0,
0,
0,
0,
0,
0,
0
],
"FamilyModelStepping": [
134993,
2053,
4024171519,
521
],
"FamilyModelSteppingBrandFeatures": [
134993,
1029,
3956538367,
131073
],
"L1CacheAndTLB": [
4278779656,
4280352544,
1073873216,
1073873216
],
"L2L3CacheAndL2TLB": [
0,
1107313152,
0,
67141952
],
"LongModeAddressSize": [
12336,
0,
0,
0
],
"eventq_index": 0,
"name_string": "Fake gem5 x86_64 CPU",
"vendor_string": "HygonGenuine"
}
],
"max_insts_all_threads": 0,
"max_insts_any_thread": 0,
"mmu": {
"type": "X86MMU",
"cxx_class": "gem5::X86ISA::MMU",
"name": "mmu",
"path": "board.processor.start0.core.mmu",
"dtb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "dtb",
"path": "board.processor.start0.core.mmu.dtb",
"entry_type": "data",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.start0.core.mmu.dtb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.start0.core.mmu.dtb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[6]",
"is_source": "True"
}
}
},
"eventq_index": 0,
"itb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "itb",
"path": "board.processor.start0.core.mmu.itb",
"entry_type": "instruction",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.start0.core.mmu.itb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.start0.core.mmu.itb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[5]",
"is_source": "True"
}
}
}
},
"numThreads": 1,
"power_gating_on_idle": false,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.start0.core.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": [
"ON",
"CLK_GATED",
"OFF"
]
},
"progress_interval": 0,
"pwr_gating_latency": 300,
"simpoint_start_insts": [],
"socket_id": 0,
"switched_out": false,
"syscallRetryLatency": 10000,
"system": "board",
"tracer": {
"type": "ExeTracer",
"cxx_class": "gem5::trace::ExeTracer",
"name": "tracer",
"path": "board.processor.start0.core.tracer",
"disassembler": {
"type": "InstDisassembler",
"cxx_class": "gem5::trace::InstDisassembler",
"name": "disassembler",
"path": "board.processor.start0.core.tracer.disassembler",
"eventq_index": 0
},
"eventq_index": 0
},
"useCoalescedMMIO": false,
"usePerf": true,
"usePerfOverflow": false,
"useXSave": true,
"workload": [],
"dcache_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.l1dcaches0.cpu_side",
"is_source": "True"
},
"icache_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.l1icaches0.cpu_side",
"is_source": "True"
}
}
},
{
"type": "SubSystem",
"cxx_class": "gem5::SubSystem",
"name": "start1",
"path": "board.processor.start1",
"eventq_index": 0,
"thermal_domain": null,
"core": {
"type": "X86KvmCPU",
"cxx_class": "gem5::X86KvmCPU",
"name": "core",
"path": "board.processor.start1.core",
"alwaysSyncTC": false,
"checker": null,
"clk_domain": "board.clk_domain",
"cpu_id": 1,
"decoder": [
{
"type": "X86Decoder",
"cxx_class": "gem5::X86ISA::Decoder",
"name": "decoder",
"path": "board.processor.start1.core.decoder",
"eventq_index": 0,
"isa": "board.processor.start1.core.isa"
}
],
"do_checkpoint_insts": true,
"do_statistics_insts": true,
"eventq_index": 2,
"function_trace": false,
"function_trace_start": 0,
"hostFactor": 1.0,
"hostFreq": 500,
"interrupts": [
{
"type": "X86LocalApic",
"cxx_class": "gem5::X86ISA::Interrupts",
"name": "interrupts",
"path": "board.processor.start1.core.interrupts",
"clk_domain": {
"type": "DerivedClockDomain",
"cxx_class": "gem5::DerivedClockDomain",
"name": "clk_domain",
"path": "board.processor.start1.core.interrupts.clk_domain",
"clk_divider": 16,
"clk_domain": "board.clk_domain",
"eventq_index": 0
},
"eventq_index": 0,
"int_latency": 1000,
"pio_latency": 100000,
"system": "board",
"int_requestor": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[12]",
"is_source": "True"
},
"int_responder": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.mem_side_ports[6]",
"is_source": "False"
},
"pio": {
"role": "GEM5 RESPONDER",
"peer": "board.cache_hierarchy.membus.mem_side_ports[5]",
"is_source": "False"
}
}
],
"isa": [
{
"type": "X86ISA",
"cxx_class": "gem5::X86ISA::ISA",
"name": "isa",
"path": "board.processor.start1.core.isa",
"APMInfo": [
2147483672,
1752462657,
1769238117,
1145913699
],
"CacheParams": [
0,
0,
0,
0
],
"ExtendedFeatures": [
0,
25165824,
0,
0
],
"ExtendedState": [
0,
0,
0,
0,
0,
0,
0,
0
],
"FamilyModelStepping": [
134993,
2053,
4024171519,
521
],
"FamilyModelSteppingBrandFeatures": [
134993,
1029,
3956538367,
131073
],
"L1CacheAndTLB": [
4278779656,
4280352544,
1073873216,
1073873216
],
"L2L3CacheAndL2TLB": [
0,
1107313152,
0,
67141952
],
"LongModeAddressSize": [
12336,
0,
0,
0
],
"eventq_index": 0,
"name_string": "Fake gem5 x86_64 CPU",
"vendor_string": "HygonGenuine"
}
],
"max_insts_all_threads": 0,
"max_insts_any_thread": 0,
"mmu": {
"type": "X86MMU",
"cxx_class": "gem5::X86ISA::MMU",
"name": "mmu",
"path": "board.processor.start1.core.mmu",
"dtb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "dtb",
"path": "board.processor.start1.core.mmu.dtb",
"entry_type": "data",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.start1.core.mmu.dtb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.start1.core.mmu.dtb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[11]",
"is_source": "True"
}
}
},
"eventq_index": 0,
"itb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "itb",
"path": "board.processor.start1.core.mmu.itb",
"entry_type": "instruction",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.start1.core.mmu.itb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.start1.core.mmu.itb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board",
"port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[10]",
"is_source": "True"
}
}
}
},
"numThreads": 1,
"power_gating_on_idle": false,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.start1.core.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": [
"ON",
"CLK_GATED",
"OFF"
]
},
"progress_interval": 0,
"pwr_gating_latency": 300,
"simpoint_start_insts": [],
"socket_id": 0,
"switched_out": false,
"syscallRetryLatency": 10000,
"system": "board",
"tracer": {
"type": "ExeTracer",
"cxx_class": "gem5::trace::ExeTracer",
"name": "tracer",
"path": "board.processor.start1.core.tracer",
"disassembler": {
"type": "InstDisassembler",
"cxx_class": "gem5::trace::InstDisassembler",
"name": "disassembler",
"path": "board.processor.start1.core.tracer.disassembler",
"eventq_index": 0
},
"eventq_index": 0
},
"useCoalescedMMIO": false,
"usePerf": true,
"usePerfOverflow": false,
"useXSave": true,
"workload": [],
"dcache_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.l1dcaches1.cpu_side",
"is_source": "True"
},
"icache_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.l1icaches1.cpu_side",
"is_source": "True"
}
}
}
],
"switch": [
{
"type": "SubSystem",
"cxx_class": "gem5::SubSystem",
"name": "switch0",
"path": "board.processor.switch0",
"eventq_index": 0,
"thermal_domain": null,
"core": {
"type": "BaseTimingSimpleCPU",
"cxx_class": "gem5::TimingSimpleCPU",
"name": "core",
"path": "board.processor.switch0.core",
"branchPred": null,
"checker": null,
"clk_domain": "board.clk_domain",
"cpu_id": 0,
"decoder": [
{
"type": "X86Decoder",
"cxx_class": "gem5::X86ISA::Decoder",
"name": "decoder",
"path": "board.processor.switch0.core.decoder",
"eventq_index": 0,
"isa": "board.processor.switch0.core.isa"
}
],
"do_checkpoint_insts": true,
"do_statistics_insts": true,
"eventq_index": 0,
"function_trace": false,
"function_trace_start": 0,
"interrupts": [],
"isa": [
{
"type": "X86ISA",
"cxx_class": "gem5::X86ISA::ISA",
"name": "isa",
"path": "board.processor.switch0.core.isa",
"APMInfo": [
2147483672,
1752462657,
1769238117,
1145913699
],
"CacheParams": [
0,
0,
0,
0
],
"ExtendedFeatures": [
0,
25165824,
0,
0
],
"ExtendedState": [
0,
0,
0,
0,
0,
0,
0,
0
],
"FamilyModelStepping": [
134993,
2053,
4024171519,
521
],
"FamilyModelSteppingBrandFeatures": [
134993,
1029,
3956538367,
131073
],
"L1CacheAndTLB": [
4278779656,
4280352544,
1073873216,
1073873216
],
"L2L3CacheAndL2TLB": [
0,
1107313152,
0,
67141952
],
"LongModeAddressSize": [
12336,
0,
0,
0
],
"eventq_index": 0,
"name_string": "Fake gem5 x86_64 CPU",
"vendor_string": "HygonGenuine"
}
],
"max_insts_all_threads": 0,
"max_insts_any_thread": 0,
"mmu": {
"type": "X86MMU",
"cxx_class": "gem5::X86ISA::MMU",
"name": "mmu",
"path": "board.processor.switch0.core.mmu",
"dtb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "dtb",
"path": "board.processor.switch0.core.mmu.dtb",
"entry_type": "data",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.switch0.core.mmu.dtb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.switch0.core.mmu.dtb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board"
}
},
"eventq_index": 0,
"itb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "itb",
"path": "board.processor.switch0.core.mmu.itb",
"entry_type": "instruction",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.switch0.core.mmu.itb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.switch0.core.mmu.itb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board"
}
}
},
"numThreads": 1,
"power_gating_on_idle": false,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.switch0.core.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": [
"ON",
"CLK_GATED",
"OFF"
]
},
"progress_interval": 0,
"pwr_gating_latency": 300,
"simpoint_start_insts": [],
"socket_id": 0,
"switched_out": true,
"syscallRetryLatency": 10000,
"system": "board",
"tracer": {
"type": "ExeTracer",
"cxx_class": "gem5::trace::ExeTracer",
"name": "tracer",
"path": "board.processor.switch0.core.tracer",
"disassembler": {
"type": "InstDisassembler",
"cxx_class": "gem5::trace::InstDisassembler",
"name": "disassembler",
"path": "board.processor.switch0.core.tracer.disassembler",
"eventq_index": 0
},
"eventq_index": 0
},
"workload": []
}
},
{
"type": "SubSystem",
"cxx_class": "gem5::SubSystem",
"name": "switch1",
"path": "board.processor.switch1",
"eventq_index": 0,
"thermal_domain": null,
"core": {
"type": "BaseTimingSimpleCPU",
"cxx_class": "gem5::TimingSimpleCPU",
"name": "core",
"path": "board.processor.switch1.core",
"branchPred": null,
"checker": null,
"clk_domain": "board.clk_domain",
"cpu_id": 1,
"decoder": [
{
"type": "X86Decoder",
"cxx_class": "gem5::X86ISA::Decoder",
"name": "decoder",
"path": "board.processor.switch1.core.decoder",
"eventq_index": 0,
"isa": "board.processor.switch1.core.isa"
}
],
"do_checkpoint_insts": true,
"do_statistics_insts": true,
"eventq_index": 0,
"function_trace": false,
"function_trace_start": 0,
"interrupts": [],
"isa": [
{
"type": "X86ISA",
"cxx_class": "gem5::X86ISA::ISA",
"name": "isa",
"path": "board.processor.switch1.core.isa",
"APMInfo": [
2147483672,
1752462657,
1769238117,
1145913699
],
"CacheParams": [
0,
0,
0,
0
],
"ExtendedFeatures": [
0,
25165824,
0,
0
],
"ExtendedState": [
0,
0,
0,
0,
0,
0,
0,
0
],
"FamilyModelStepping": [
134993,
2053,
4024171519,
521
],
"FamilyModelSteppingBrandFeatures": [
134993,
1029,
3956538367,
131073
],
"L1CacheAndTLB": [
4278779656,
4280352544,
1073873216,
1073873216
],
"L2L3CacheAndL2TLB": [
0,
1107313152,
0,
67141952
],
"LongModeAddressSize": [
12336,
0,
0,
0
],
"eventq_index": 0,
"name_string": "Fake gem5 x86_64 CPU",
"vendor_string": "HygonGenuine"
}
],
"max_insts_all_threads": 0,
"max_insts_any_thread": 0,
"mmu": {
"type": "X86MMU",
"cxx_class": "gem5::X86ISA::MMU",
"name": "mmu",
"path": "board.processor.switch1.core.mmu",
"dtb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "dtb",
"path": "board.processor.switch1.core.mmu.dtb",
"entry_type": "data",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.switch1.core.mmu.dtb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.switch1.core.mmu.dtb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board"
}
},
"eventq_index": 0,
"itb": {
"type": "X86TLB",
"cxx_class": "gem5::X86ISA::TLB",
"name": "itb",
"path": "board.processor.switch1.core.mmu.itb",
"entry_type": "instruction",
"eventq_index": 0,
"next_level": null,
"size": 64,
"system": "board",
"walker": {
"type": "X86PagetableWalker",
"cxx_class": "gem5::X86ISA::Walker",
"name": "walker",
"path": "board.processor.switch1.core.mmu.itb.walker",
"clk_domain": "board.clk_domain",
"eventq_index": 0,
"num_squash_per_cycle": 4,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.switch1.core.mmu.itb.walker.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": []
},
"system": "board"
}
}
},
"numThreads": 1,
"power_gating_on_idle": false,
"power_model": [],
"power_state": {
"type": "PowerState",
"cxx_class": "gem5::PowerState",
"name": "power_state",
"path": "board.processor.switch1.core.power_state",
"clk_gate_bins": 20,
"clk_gate_max": 1000000000000,
"clk_gate_min": 1000,
"default_state": "UNDEFINED",
"eventq_index": 0,
"leaders": [],
"possible_states": [
"ON",
"CLK_GATED",
"OFF"
]
},
"progress_interval": 0,
"pwr_gating_latency": 300,
"simpoint_start_insts": [],
"socket_id": 0,
"switched_out": true,
"syscallRetryLatency": 10000,
"system": "board",
"tracer": {
"type": "ExeTracer",
"cxx_class": "gem5::trace::ExeTracer",
"name": "tracer",
"path": "board.processor.switch1.core.tracer",
"disassembler": {
"type": "InstDisassembler",
"cxx_class": "gem5::trace::InstDisassembler",
"name": "disassembler",
"path": "board.processor.switch1.core.tracer.disassembler",
"eventq_index": 0
},
"eventq_index": 0
},
"workload": []
}
}
]
},
"system_port": {
"role": "GEM5 REQUESTOR",
"peer": "board.cache_hierarchy.membus.cpu_side_ports[1]",
"is_source": "True"
}
}
}